Title

 

Indian Tricolor
Palaces of Mysore | Mysore Dasara | Sight Seeing | Accomodation in Mysore | Train Timings | City Map | Photo Gallery
Introduction | My Activities | Morse Code | ASOC Exam Syllabus | Monitoring Stations | Croatian Telegraph Club | DXCC List

Naveen's Resume

Naveen

PDF copy of Resume

H. N. Naveen


navmys@gmail.com
http://www.naveenmysore.com

 

Career Summary

  • Master of Technology in Industrial Electronics.
  • More than 6 years of Hardware Design experience .

  • Design and development of Ultra Low Cost (ULC) GSM handsets .

  • Development of Synopsys (LMC) Hardware models for processors and communication devices.
Hardware Skills Design of GSM handsets, Developing Hardware Models, Product Tear Down Reports

Hardware Tools

CMU200, In-Circuit Emulators, Analog/Digital Oscilloscope, Logic analyzer, Spectrum Analyzer, Synopsys Hardware Modeler, Microcontroller programmers.
Software Skills Device driver development
Software Tools Schematic Capture (Orcad, ViewLogic), PCB Designing (Pads PCB), Gerber Validation (GC-PREVUE), Configuration management (CVS, Perforce), HDL Simulation (PureSpeed, VCS simulators).
Microcontrollers Cypress Microsystems PSoC CY8C27443, Zilog Z8Encore , Motorola MC68HC908QT4
Protocol Knowledge PCI-X, PCI, I2C.
Languages 'C', Verilog HDL, Intel 8051, and ADSP21xx Assembly
OS UNIX (Sun Solaris), Linux, Windows.
Soft skills Innovative and creative. Possess excellent analytical and communication skills.

Professional Experience

From Feb 2007 Senior Design Engineer at Sasken Communication Technologies, Bangalore
•  Design of GSM handsets .
•  Involved in hardware logic design.
•  Responsibilities include S tudy of reference platform, Defining specifications, Circuit design, Datasheet study, Component selection, Discussion with component vendors, Schematic entry, PCB layout review, Board testing and Documentation .
•  Interaction with the mechanical design team for Industrial design and mechanical design of handsets.
•  Study of emerging technologies in mobile communication.
•  Preparing technical papers for conferences.

Dec 2005 to Feb 2007 Senior Design Engineer at Quasar Innovations Pvt. Ltd., Bangalore
•  Design of Ultra Low Cost (ULC) GSM handsets ..
•  Involved in hardware logic design.
•  Responsibilities include S tudy of reference platform, Defining specifications, Circuit design, Datasheet study, Component selection, Discussion with component vendors, Schematic entry, PCB layout review, Board testing and Documentation .
•  Interaction with the mechanical design team for Industrial design and mechanical design of handsets.
•  Designed several ULC handsets based on NXP and TI platforms.
•  Analyze and reduce TDMA noise in GSM handset.
•  Interfacing a thermal printer to GSM modem.
•  Designed accessories for handset like charger, dongles etc.,
•  Managing a team comprising of PCB designer, component engineer, testing engineers.

Jan 2001 to Dec 2005 Senior Design Engineer at Sasken Communication Technologies, Bangalore
•  Individual contributor in Hardware Modeling group. Hardware modeling is a proprietary technology of Synopsys.
•  Developed hardware models for ARM7TDMI, IXP1200, IXE2412, V30MZ, MC68302, M80310, PPC405GPr, Pentium M, MPC7447A, I82C54 etc., devices. These models are used in board level simulation.
•  Responsibilities include Design of Device Adapter Hardware, Datasheet study, Component selection, PCB layout review, Board testing, Writing test scripts in Verilog, Simulating the device using Synopsys VCS, QA testing and Customer documentation.
•  Verification of Synopsys Designware PCI-X IP core .
On-site work Involved creating test cases and Documentation.

Received citation from the customer for identifying critical bugs in the IP core .

Jun 2000 to Dec 2000 Design Engineer at Infotech Innovation Research Lab (IIRL), Bangalore
•  Worked on implementing several DSP algorithms.
•  Implemented Huffman encoding and re-quantization for MPEG-1 Layer 3 audio standard.

Jun 1999 to Jun 2000 Project Trainee at Analog Devices India Pvt., Ltd., Bangalore
•  Designed hardware for Differential GPS receiver (DGPS).
•  Assembly programming for ADSP2186L processor.
•  Design documents and User manual documentation

Edification

Qualification:
  • Master of Technology (M. Tech) in Industrial Electronics
Institution - Sri Jayachamarajendra College of Engineering, Mysore
University - Visveswaraya Technological University, Belgaum, 1999 - 2000
Grade - First Class with Distinction, Percentage - 78% - University 2 nd Rank
  • Bachelor of Engineering (B. E) in Electronics and Communication (E&C)
Institution - Sri Jayachamarajendra College of Engineering, Mysore
University - University of Mysore, Belgaum, 1993 - 1997
Grade - First Class, Percentage - 69%
Additional Qualification:
  • Post Graduation Diploma in Human Resource Management
Karnataka State Open University (KSOU), Mysore, 2000
  • Post Graduation Diploma in Intellectual Property Rights Law
National Law School of India University (NLSIU), Bangalore, (Undergoing)

Additional Information

Training Programmes:
•  Hardware Model Development, Sasken, Bangalore, Jan-Apr 2001
•  Verilog HDL training, Sasken, Bangalore, Sep 2002
•  Capability Maturity Model, Sasken, Bangalore, Mar 2003
•  ISO-9001:2000 Quality Training, Sasken, Bangalore, Jun 2003
•  NXP 5110LC Platform Training, NXP Bangalore, Sep 2006


Publications:
•  Application Note AN2051, "Precision Digital Controller", Cypress Microsystems, USA, Nov 2002.
•  Application Note AN2xxx, "Interfacing PS/2 Keyboard using SPI Slave", Cypress Microsystems, USA, Apr 2005.


Papers Presented:
•  "Intelligent Transportation: Fleet Management System", CYBERIA-2000, National level technical event, IEEE, SJCE chapter, Mysore, May 2000.
•  "SSTV: A new approach in High frequency low bandwidth picture transmission", CYBERIA-98, National level technical event, IEEE, SJCE chapter, Mysore, May 1998.
•  "Advanced Digital Communication Modes in Amateur Radio", Southern Region Conference of IETE, Mysore, June, 1998.
•  "Multimode Communication Processor for Computing at RF", CYBERIA-97, National level technical event, IEEE, SJCE chapter Mysore, May 1997.

Achievements:

  • University 2 nd Rank, M. Tech Examinations , VTU - 2000.
  • Distinctive Excellence citation, PSoC High Integration Challenge Contest - 2004 hardware design contest, Circuit Cellar, USA and Cypress Microsystems, USA.
  • Distinctive Merit citation, Zilog Flash for Cash Contest - 2003 hardware design contest, Circuit Cellar, USA and Zilog, USA.
  • Distinctive Excellence citation, Motorola Flash Innovation Contest - 2003 hardware design contest, Circuit Cellar, USA and Motorola Inc, USA.
  • Honorable Mentions citation, PSoC Design Challenge - 2002 hardware design contest, Circuit Cellar, USA and Cypress Microsystems, USA.
  • Rajiv Gandhi Award-98 , given by Rajiv Gandhi Foundation, New Delhi, presented by Mrs. Sonia Gandhi in Aug. 1998.
  • 2nd Prize , All India Motorola Discover an Inventor Contest-1999 , for developing control system application using MOTOROLA MC68HC705P6A Microcontroller.
  • 8 th Place, International Hunting Lions in the Air contest, Jan - 1997.
Member:
  • Institution of Electronics and Telecommunication Engineers (IETE), New Delhi
  • Institution of Engineers (India) (IEI), Kolkata
  • Croatian Telegraph Club, Croatia
  • Amateur Radio Society of India, Bangalore
  • Bangalore Amateur Radio Club, Bangalore
  • Youth Hostels Association of India, New Delhi
Hobbies:
  • Participation in hardware design contests
  • Thematic philately
  • Vedic Astrology, Astronomy
  • Amateur Radio
  • Drawing and Free hand sketching
 
About Me | Disclaimer | Site Map | Contact Me | ©2007 H. N. Naveen